Build engaged audiences through publishing by curation.
Sign up with Facebook
Sign up with Twitter
I don't have a Facebook or a Twitter account
Start a free trial of Scoop.it Business
World's best internet security suites for 2013 and for the future.
Are you sure you want to delete this scoop?
Do you have a backup plan for your treasured photos?
Just imagine all the thousands of photos stored in phones, digital cameras and laptops. But what happens when you want to upgrade them, or heaven forbid, your device is lost or stolen?
Another great article from The *Official AndreasCY* ~ http://mcaf.ee/2b5x3
The LETI and STMicro have demonstrated a DSP that can hit 500 MHz while pulling just 460mV – that’s ten times better than anything the industry’s seen so far. Implemented on a 28nm FD-SOI technology, with ultra thin forward body biasing (UTFBB) capability (used to decrease Vth), this DSP can also be exercised at higher voltage when required by the application, then hit 2.6 GHz at Vdd = 1.3 V, equivalent to a similar device implemented on a 22nm Tri-gate technology (2.5 GHz at 1.1 V). But, for any mobile application, delivering 500 Mops at 460 mV is a big achievement: according with Fabien Clermidy, head of Digital Design and Architecture at Leti, this could mean extending your battery life by about another 30% for typical usages. Leti and ST showed the FD-SOI DSP at ISSCC (http://isscc.org/) – the IEEE’s International Solid-State Circuits Conference (February 2014), which is widely considered
It’s a new marketing world, with new rules
In the current semiconductor design landscape, the design size and complexity of SoCs has grown to large extent with stable tools and technologies that can take care of integrating several IPs together. With that mammoth growth in designs, verification flows are evolving continuously to tackle the verification challenges at various levels. Today, verification is not a single continuous flow; it is being done from several different angles including formal verification; h/w, s/w and h/w-s/w co-simulation; acceleration, emulation, assertion-based and so on. VIPs (Verification IPs) for standard components in SoCs are to the fore to ease the pressure on verification teams.In such a scenario, it’s evident that the verification of SoCs in every organization must be a continuous improvement and coverage building process where coverage from various verification processes can be added up and accumulated; testcases, testbenches and verification plans maintained and re-used between same as well as different projects to
I first started using WordPress in 2008 after having written my own Content Management System (CMS) to build and manage web sites. WordPress is the number one CMS in the world, is just 10 years old, and is used by over 40 million users. What got me thinking about WordPress and EDA software was a recent book by Scott Burken, The Year Without Pants: WordPress.com and the Future of Work. In the book Scott talks about his experience working at Automattic (the company that owns WordPress) as one of the first-ever engineering leads and contrasts it with working at Microsoft, a traditional software company.10392
50 Crazy Ideas To Change Education
Mobile game teaches hard science Phys.Org Phil Crandall, professor of food science; Ed Clausen, professor of chemical engineering; and Dennis Beck, assistant professor of educational technology, developed the idea of an honors section where...
How can you make sure your coworkers actually read and reply to your emails? Here are seven tips for crafting the perfect email subject line to busy...
Everyone could use some tips on this.
Bye Bye isoHunt
Getting interrupts from your chips is fairly straightforward using the Linux GPIO interface.
In a gallery six floors above Broadway, artist Ion Popian is showing off his brain scans. There are three of them in the center of the room, plastic maps roughly 2.5 feet long, a mess of data...
If you've got a few solar panels lying around, or even if you want some 120/230 V AC power from a few 12 Volt batteries, you'll need a power inverter. Sure, you can drop on down to any big box stor...
And we're not talking about soy or almond, either.
And we're not talking about soy or almond milk, either!
As the world comes out of the recession, organizations see a new workforce, one that’s younger, more demanding, and more dynamic than ever. Our research iden...
Most programmers can read a code snippet and spot errors, given enough hours in the day, sufficient caffeine, and the right lens prescription. As lines of code have run rampant, with more unfamiliar third-party code in the mix, interprocedural and data flow issues become more important – and harder to spot. Verification IP particularly resembles that third-party code remark: vendors supplying UVM for test is now widely-accepted practice. Debugging a large testbench environment with a lot of third-party UVM can become a rather hilatious effort if the only view available is a text error message, likely launched somewhere in the middle of potentially foreign code not being fed something it expects. Tracking down dependencies in the midst of the model from just the source code view is possible, but slow going. The latest release of Aldec Riviera-PRO 2014.02 (http://www.aldec.com/en/company/news/2014-03-05/215) brings a powerful new feature to testbench debugging: UVM Graph.
Stop creeping out prospects with your sales emails, and start engaging instead. Here's a SlideShare that will show you how.